Filter
Top Products
TMS320VC5402
FIXEDĆPOINT DIGITAL SIGNAL PROCESSOR
SPRS079E – OCTOBER 1998 – REVISED AUGUST 2000
59
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
multichannel buffered serial port timing (continued)
timing requirements for McBSP as SPI master or slave: [H=0.5t
c(CO)
] CLKSTP = 10b, CLKXP = 1
†
(see Figure 33)
MASTER SLAVE
UNIT
MIN MAX MIN MAX
UNIT
t
su(BDRV-BCKXH)
Setup time, BDR valid before BCLKX high 12 2 – 12H ns
t
h(BCKXH-BDRV)
Hold time, BDR valid after BCLKX high 4 5 + 12H ns
t
su(BFXL-BCKXL)
Setup time, BFSX low before BCLKX low 10 ns
t
c(BCKX)
Cycle time, BCLKX 12H 32H ns
†
For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.
switching characteristics for McBSP as SPI master or slave: [H=0.5t
c(CO)
] CLKSTP = 10b,
CLKXP = 1
†‡
(see Figure 33)
PARAMETER
MASTER SLAVE
UNIT
PARAMETER
MIN MAX MIN MAX
UNIT
t
h(BCKXH-BFXL)
Hold time, BFSX low after BCLKX high
§
T – 3 T + 4 ns
t
d(BFXL-BCKXL)
Delay time, BFSX low to BCLKX low
¶
D – 5 D + 3 ns
t
d(BCKXL-BDXV)
Delay time, BCLKX low to BDX valid –2 6 6H + 5 10H + 15 ns
t
dis(BCKXH-BDXHZ)
Disable time, BDX high impedance following last data bit from
BCLKX high
D – 2 D + 3 ns
t
dis(BFXH-BDXHZ)
Disable time, BDX high impedance following last data bit from
BFSX high
2H + 3 6H + 17 ns
t
d(BFXL-BDXV)
Delay time, BFSX low to BDX valid 4H – 2 8H + 17 ns
†
For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.
‡
T = BCLKX period = (1 + CLKGDV) * 2H
D = BCLKX high pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2 + 1) * 2H when CLKGDV is even
§
FSRP = FSXP = 1. As a SPI master, BFSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on BFSX
and BFSR is inverted before being used internally.
CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP
CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP
¶
BFSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock
(BCLKX).
t
su(BFXL-BCKXL)
t
h(BCKXH-BDRV)
t
dis(BFXH-BDXHZ)
t
dis(BCKXH-BDXHZ)
Bit 0 Bit(n-1) (n-2) (n-3) (n-4)
Bit 0 Bit(n-1) (n-2) (n-3) (n-4)
BCLKX
BFSX
BDX
BDR
t
d(BFXL-BCKXL)
t
d(BFXL-BDXV)
t
d(BCKXL-BDXV)
t
su(BDRV-BCKXH)
t
h(BCKXH-BFXL)
LSB
MSB
t
c(BCKX)
Figure 33. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1